mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 19:05:52 +00:00
Mention shregmap -tech xilinx is superseded
This commit is contained in:
parent
08139aa53a
commit
cee30deef5
1 changed files with 1 additions and 1 deletions
|
@ -29,7 +29,7 @@ Yosys 0.9 .. Yosys 0.9-dev
|
|||
- Removed "ice40_unlut"
|
||||
- Improvements in pmgen: slices, choices, define, generate
|
||||
- Added "xilinx_srl" for Xilinx shift register extraction
|
||||
- Removed "shregmap -tech xilinx"
|
||||
- Removed "shregmap -tech xilinx" (superseded by "xilinx_srl")
|
||||
|
||||
Yosys 0.8 .. Yosys 0.8-dev
|
||||
--------------------------
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue