mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Renamed port access function on RTLIL::Cell, added param access functions

Browse source
This commit is contained in:
Clifford Wolf 2014-07-31 16:38:54 +02:00
parent b5a9e51b96
commit cdae8abe16
46 changed files with 1086 additions and 1059 deletions
Download patch file Download diff file Expand all files Collapse all files

16
kernel/consteval.h
View file

@ -87,22 +87,22 @@ struct ConstEval
{
RTLIL::SigSpec sig_a, sig_b, sig_s, sig_y;
log_assert(cell->has("\\Y"));
sig_y = values_map(assign_map(cell->get("\\Y")));
log_assert(cell->hasPort("\\Y"));
sig_y = values_map(assign_map(cell->getPort("\\Y")));
if (sig_y.is_fully_const())
return true;
if (cell->has("\\S")) {
sig_s = cell->get("\\S");
if (cell->hasPort("\\S")) {
sig_s = cell->getPort("\\S");
if (!eval(sig_s, undef, cell))
return false;
}
if (cell->has("\\A"))
sig_a = cell->get("\\A");
if (cell->hasPort("\\A"))
sig_a = cell->getPort("\\A");
if (cell->has("\\B"))
sig_b = cell->get("\\B");
if (cell->hasPort("\\B"))
sig_b = cell->getPort("\\B");
if (cell->type == "$mux" || cell->type == "$pmux" || cell->type == "$safe_pmux" || cell->type == "$_MUX_")
{