mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-08 16:25:49 +00:00
Code Activity

fixed typos

Browse source
This commit is contained in:
Johann Glaser 2013-03-17 22:02:30 +01:00 • committed by Clifford Wolf
parent ba3793b642
commit cd8008bda0
12 changed files with 26 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/show.cc
View file

@ -319,7 +319,7 @@ struct ShowPass : public Pass {
log(" Also run the specified command with the postscript file as parameter.\n");
log("\n");
log(" -lib <verilog_or_ilang_file>\n");
log(" Use the specified library file for determining whether cell ports are.\n");
log(" Use the specified library file for determining whether cell ports are\n");
log(" inputs or outputs. This option can be used multiple times to specify\n");
log(" more than one library.\n");
log("\n");