3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-09 10:31:03 +00:00

synth_analogdevices: update timing model and tests

This commit is contained in:
Lofty 2025-11-10 13:19:12 +00:00
parent 241db706e1
commit cd60dd4912
27 changed files with 213 additions and 617 deletions

View file

@ -30,5 +30,5 @@ EOT
synth_analogdevices -noiopad
cd register_file
select -assert-count 33 t:RAM32M
select -assert-none t:* t:BUFG %d t:RAM32M %d
select -assert-count 192 t:RAMD32X1
select -assert-none t:RAMD32X1 %% t:* %D