3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-22 06:54:03 +00:00

Progress on AppNote 011

This commit is contained in:
Clifford Wolf 2013-12-07 11:58:55 +01:00
parent 325b764341
commit cd0324decd
3 changed files with 90 additions and 42 deletions

View file

@ -4,6 +4,11 @@ set -ex
for job in APPNOTE_010_Verilog_to_BLIF APPNOTE_011_Design_Investigation
do
[ -f $job.ok -a $job.ok -nt $job.tex ] && continue
if [ -f $job/make.sh ]; then
cd $job
bash make.sh
cd ..
fi
old_md5=$([ -f $job.aux ] && md5sum < $job.aux || true)
while
pdflatex -shell-escape -halt-on-error $job.tex