mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-30 04:15:52 +00:00
Code Activity

Add split_shiftx command

Browse source
This commit is contained in:
Eddie Hung 2019-04-25 17:23:59 -07:00
parent 8d00b9ef7e
commit ccd0729456
2 changed files with 134 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

56
passes/pmgen/split_shiftx.pmg Normal file
View file

@ -0,0 +1,56 @@
state <SigSpec> shiftxB
match shiftx
select shiftx->type == $shiftx
select param(shiftx, \Y_WIDTH).as_int() > 1
endmatch
code shiftxB
shiftxB = port(shiftx, \B);
const int b_width = param(shiftx, \B_WIDTH).as_int();
if (param(shiftx, \B_SIGNED) != 0 && shiftxB[b_width-1] == RTLIL::S0)
shiftxB = shiftxB.extract(0, b_width-1);
endcode
match macc
select macc->type == $macc
select param(macc, \B_WIDTH).as_int() == 0
index <SigSpec> port(macc, \Y) === shiftxB
optional
endmatch
code shiftxB
if (macc) {
Const config = param(macc, \CONFIG);
const int config_width = param(macc, \CONFIG_WIDTH).as_int();
const int num_bits = config.extract(0, 4).as_int();
const int num_ports = (config_width - 4) / (2 + 2*num_bits);
if (num_ports != 1) {
shiftxB = nullptr;
reject;
}
// IS_SIGNED?
if (config[4] == 1) {
shiftxB = nullptr;
reject;
}
// DO_SUBTRACT?
if (config[5] == 1) {
shiftxB = nullptr;
reject;
}
const int port_size_A = config.extract(6, num_bits).as_int();
const int port_size_B = config.extract(6 + num_bits, num_bits).as_int();
const SigSpec port_B = port(macc, \A).extract(port_size_A, port_size_B);
if (!port_B.is_fully_const()) {
shiftxB = nullptr;
reject;
}
const int multiply_factor = port_B.as_int();
if (multiply_factor != param(shiftx, \Y_WIDTH).as_int()) {
shiftxB = nullptr;
reject;
}
shiftxB = port(macc, \A).extract(0, port_size_A);
}
endcode