mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-18 22:54:24 +00:00
Code Activity

tests: fix the rest

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-02-07 01:17:35 +01:00
parent cf2431ac2d
commit cc5ebf8ee8
16 changed files with 36 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

1
tests/various/abstract_initstates.ys
View file

@ -10,6 +10,7 @@ endmodule
EOT
proc
formalff -clk2ff
design -save half_clock
sat -set-init-undef -enable_undef -verify -seq 5 -set-at 1 Q 0

10
tests/various/dynamic_part_select.ys
View file

@ -13,6 +13,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
### Multiple blocking assingments ###
@ -31,6 +32,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
### Non-blocking to the same output register ###
@ -49,6 +51,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
### For-loop select, one dynamic input
@ -67,6 +70,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
### For-loop select, one dynamic input, (* nowrshmsk *)
@ -85,6 +89,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
#### Double loop (part-select, reset) ###
@ -103,6 +108,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
### Reversed part-select case ###
@ -121,6 +127,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv
### Latches
@ -140,6 +147,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -show-public -verify -set-init-zero equiv
###
@ -159,6 +167,7 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -falsify -set-init-zero equiv
## Part select + latch, with no shift&mask
@ -177,4 +186,5 @@ design -copy-from gold -as gold gold
design -copy-from gate -as gate gate
miter -equiv -make_assert -make_outcmp -flatten gold gate equiv
formalff -clk2ff
sat -prove-asserts -seq 10 -show-public -verify -set-init-zero equiv