mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-15 05:11:51 +00:00
Code Activity

tests: fix the rest

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-02-07 01:17:35 +01:00
parent cf2431ac2d
commit cc5ebf8ee8
16 changed files with 36 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/opt/opt_dff_dffmux.ys
View file

@ -6,7 +6,7 @@ endmodule
EOT
proc
equiv_opt -assert opt
equiv_opt -formalff -assert opt
design -load postopt
select -assert-count 1 t:$dffe r:WIDTH=2 %i
select -assert-count 0 t:$dffe %% t:* %D
@ -21,7 +21,7 @@ endmodule
EOT
proc
equiv_opt -assert opt
equiv_opt -formalff -assert opt
design -load postopt
wreduce
select -assert-count 1 t:$dffe r:WIDTH=2 %i
@ -37,7 +37,7 @@ endmodule
EOT
proc
equiv_opt -assert opt
equiv_opt -formalff -assert opt
design -load postopt
select -assert-count 1 t:$dffe r:WIDTH=2 %i
select -assert-count 0 t:$dffe %% t:* %D
@ -52,7 +52,7 @@ endmodule
EOT
proc
equiv_opt -assert opt
equiv_opt -formalff -assert opt
design -load postopt
select -assert-count 1 t:$dffe r:WIDTH=4 %i
select -assert-count 0 t:$dffe %% t:* %D
@ -67,7 +67,7 @@ endmodule
EOT
proc
equiv_opt -assert opt
equiv_opt -formalff -assert opt
design -load postopt
wreduce
select -assert-count 1 t:$sdffe r:WIDTH=2 %i
@ -86,7 +86,7 @@ endmodule
EOT
proc
equiv_opt -assert opt
equiv_opt -formalff -assert opt
design -load postopt
wreduce
select -assert-count 1 t:$sdffe r:WIDTH=2 %i
@ -122,6 +122,7 @@ design -stash gate
design -import gold -as gold
design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
formalff -clk2ff
sat -tempinduct -verify -prove-asserts -show-ports miter
design -load gate