3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-29 07:13:43 +00:00

tests: fix the rest

This commit is contained in:
Emil J. Tywoniak 2026-02-07 01:17:35 +01:00
parent cf2431ac2d
commit cc5ebf8ee8
16 changed files with 36 additions and 10 deletions

View file

@ -4,6 +4,7 @@ read_verilog retention.lib.verilogsim
proc
rename retention_cell retention_cell_vlog
async2sync
formalff -clk2ff
equiv_make retention_cell_lib retention_cell_vlog equiv
equiv_induct equiv
equiv_status -assert equiv