mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-26 02:01:28 +00:00
tests: fix the rest
This commit is contained in:
parent
cf2431ac2d
commit
cc5ebf8ee8
16 changed files with 36 additions and 10 deletions
|
|
@ -10,6 +10,7 @@ miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
|||
|
||||
#Blocked by issue #1358 (Missing ECP5 simulation models)
|
||||
#ERROR: Failed to import cell gate.mem.0.0.0 (type DP16KD) to SAT database.
|
||||
#formalff -clk2ff
|
||||
#sat -verify -prove-asserts -seq 3 -set-init-zero -show-inputs -show-outputs miter
|
||||
|
||||
design -load postopt
|
||||
|
|
|
|||
|
|
@ -7,6 +7,7 @@ memory
|
|||
opt -full
|
||||
|
||||
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||||
formalff -clk2ff
|
||||
sat -verify -prove-asserts -seq 3 -set-init-zero -show-inputs -show-outputs miter
|
||||
|
||||
design -load postopt
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue