mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-10 08:03:26 +00:00
Code Activity

Renamed RTLIL::{Module,Cell}::connections to connections_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 11:58:03 +02:00
parent 665759fcee
commit cc4f10883b
62 changed files with 1234 additions and 1213 deletions
Download patch file Download diff file Expand all files Collapse all files

26
passes/opt/opt_muxtree.cc
View file

@ -88,10 +88,10 @@ struct OptMuxtreeWorker
RTLIL::Cell *cell = cell_it.second;
if (cell->type == "$mux" || cell->type == "$pmux" || cell->type == "$safe_pmux")
{
RTLIL::SigSpec sig_a = cell->connections["\\A"];
RTLIL::SigSpec sig_b = cell->connections["\\B"];
RTLIL::SigSpec sig_s = cell->connections["\\S"];
RTLIL::SigSpec sig_y = cell->connections["\\Y"];
RTLIL::SigSpec sig_a = cell->connections_["\\A"];
RTLIL::SigSpec sig_b = cell->connections_["\\B"];
RTLIL::SigSpec sig_s = cell->connections_["\\S"];
RTLIL::SigSpec sig_y = cell->connections_["\\Y"];
muxinfo_t muxinfo;
muxinfo.cell = cell;
@ -130,7 +130,7 @@ struct OptMuxtreeWorker
}
else
{
for (auto &it : cell->connections) {
for (auto &it : cell->connections_) {
for (int idx : sig2bits(it.second))
bit2info[idx].seen_non_mux = true;
}
@ -194,10 +194,10 @@ struct OptMuxtreeWorker
continue;
}
RTLIL::SigSpec sig_a = mi.cell->connections["\\A"];
RTLIL::SigSpec sig_b = mi.cell->connections["\\B"];
RTLIL::SigSpec sig_s = mi.cell->connections["\\S"];
RTLIL::SigSpec sig_y = mi.cell->connections["\\Y"];
RTLIL::SigSpec sig_a = mi.cell->connections_["\\A"];
RTLIL::SigSpec sig_b = mi.cell->connections_["\\B"];
RTLIL::SigSpec sig_s = mi.cell->connections_["\\S"];
RTLIL::SigSpec sig_y = mi.cell->connections_["\\Y"];
RTLIL::SigSpec sig_ports = sig_b;
sig_ports.append(sig_a);
@ -205,7 +205,7 @@ struct OptMuxtreeWorker
if (live_ports.size() == 1)
{
RTLIL::SigSpec sig_in = sig_ports.extract(live_ports[0]*sig_a.size(), sig_a.size());
module->connections.push_back(RTLIL::SigSig(sig_y, sig_in));
module->connections_.push_back(RTLIL::SigSig(sig_y, sig_in));
module->remove(mi.cell);
}
else
@ -222,9 +222,9 @@ struct OptMuxtreeWorker
}
}
mi.cell->connections["\\A"] = new_sig_a;
mi.cell->connections["\\B"] = new_sig_b;
mi.cell->connections["\\S"] = new_sig_s;
mi.cell->connections_["\\A"] = new_sig_a;
mi.cell->connections_["\\B"] = new_sig_b;
mi.cell->connections_["\\S"] = new_sig_s;
if (new_sig_s.size() == 1) {
mi.cell->type = "$mux";
mi.cell->parameters.erase("\\S_WIDTH");