mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

Renamed RTLIL::{Module,Cell}::connections to connections_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 11:58:03 +02:00
parent 665759fcee
commit cc4f10883b
62 changed files with 1234 additions and 1213 deletions
Download patch file Download diff file Expand all files Collapse all files

2
manual/CHAPTER_Prog/stubnets.cc
View file

@ -30,7 +30,7 @@ static void find_stub_nets(RTLIL::Design *design, RTLIL::Module *module, bool re
// For all ports on all cells
for (auto &cell_iter : module->cells)
for (auto &conn : cell_iter.second->connections)
for (auto &conn : cell_iter.second->connections_)
{
// Get the signals on the port
// (use sigmap to get a uniqe signal name)