mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Renamed RTLIL::{Module,Cell}::connections to connections_

Browse source
This commit is contained in:
Clifford Wolf 2014-07-26 11:58:03 +02:00
parent 665759fcee
commit cc4f10883b
62 changed files with 1234 additions and 1213 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/sigtools.h
View file

@ -269,7 +269,7 @@ struct SigMap
void set(RTLIL::Module *module)
{
clear();
for (auto &it : module->connections)
for (auto &it : module->connections_)
add(it.first, it.second);
}