mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-29 09:28:46 +00:00
Code Activity

Release version 0.35

Browse source
This commit is contained in:
Miodrag Milanovic 2023-11-07 08:45:31 +01:00
parent 93a426cbbf
commit cc31c6ebc4
2 changed files with 11 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

10
CHANGELOG
View file

@ -2,8 +2,16 @@
List of major changes and improvements between releases List of major changes and improvements between releases
======================================================= =======================================================
Yosys 0.34 .. Yosys 0.35-dev Yosys 0.34 .. Yosys 0.35
-------------------------- --------------------------
* Various
- Improvements on "peepopt" shiftmul matcher.
- Improvements on "ram_style" attributes handling.
* Verific support
- Improved static elaboration for VHDL and mixed HDL designs.
- Expose "hdlname" attribute with original module name.
- Expose "architecture" attribute with VHDL architecture name.
Yosys 0.33 .. Yosys 0.34 Yosys 0.33 .. Yosys 0.34
-------------------------- --------------------------

4
Makefile
View file

@ -141,7 +141,7 @@ LDLIBS += -lrt
endif endif
endif endif
YOSYS_VER := 0.34+60 YOSYS_VER := 0.35
# Note: We arrange for .gitcommit to contain the (short) commit hash in # Note: We arrange for .gitcommit to contain the (short) commit hash in
# tarballs generated with git-archive(1) using .gitattributes. The git repo # tarballs generated with git-archive(1) using .gitattributes. The git repo
@ -157,7 +157,7 @@ endif
OBJS = kernel/version_$(GIT_REV).o OBJS = kernel/version_$(GIT_REV).o
bumpversion: bumpversion:
sed -i "/^YOSYS_VER := / s/+[0-9][0-9]*$$/+`git log --oneline 4a1b559.. | wc -l`/;" Makefile # sed -i "/^YOSYS_VER := / s/+[0-9][0-9]*$$/+`git log --oneline 4a1b559.. | wc -l`/;" Makefile
# set 'ABCREV = default' to use abc/ as it is # set 'ABCREV = default' to use abc/ as it is
# #