mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-02 03:36:56 +00:00
Code Activity

Increase max gen.

Browse source
This commit is contained in:
nella 2026-02-20 13:51:25 +01:00
parent bc275e623a
commit cbe847e8f5
2 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/celltypes.h
View file

@ -93,12 +93,12 @@ struct CellTypes
setup_module(module);
}
void setup_internals() { enabled_cats |= BIT_INTERNALS_OTHER | BIT_INTERNALS_EVAL | BIT_INTERNALS_FF | BIT_INTERNALS_ANYINIT | BIT_INTERNALS_MEM; }
void setup_internals() { enabled_cats |= BIT_INTERNALS_OTHER | BIT_INTERNALS_EVAL; }
void setup_internals_eval() { enabled_cats |= BIT_INTERNALS_EVAL; }
void setup_internals_ff() { enabled_cats |= BIT_INTERNALS_FF; }
void setup_internals_anyinit() { enabled_cats |= BIT_INTERNALS_ANYINIT; }
void setup_internals_mem() { enabled_cats |= BIT_INTERNALS_FF | BIT_INTERNALS_MEM; }
void setup_stdcells() { enabled_cats |= BIT_STDCELLS_EVAL | BIT_STDCELLS_TRISTATE | BIT_STDCELLS_FF; }
void setup_stdcells() { enabled_cats |= BIT_STDCELLS_EVAL | BIT_STDCELLS_TRISTATE; }
void setup_stdcells_eval() { enabled_cats |= BIT_STDCELLS_EVAL; }
void setup_stdcells_mem() { enabled_cats |= BIT_STDCELLS_FF; }

4
misc/gen_celltypes.py
View file

@ -10,7 +10,7 @@ import re
import sys
from dataclasses import dataclass
MAX_CELLS = 300
MAX_CELLS = 1024
MAX_PORTS = 20
# Build the IdString index map
@ -51,7 +51,7 @@ class Features:
@dataclass
class CellInfo:
type_name: str
inputs: list
inputs: MAX_CELLS
outputs: list
features: Features