mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-30 19:22:31 +00:00 
			
		
		
		
	Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
This commit is contained in:
		
							parent
							
								
									c5b204d8d2
								
							
						
					
					
						commit
						cbaba62401
					
				
					 31 changed files with 2969 additions and 729 deletions
				
			
		
							
								
								
									
										22
									
								
								techlibs/intel/Makefile.inc
									
										
									
									
									
										Executable file
									
								
							
							
						
						
									
										22
									
								
								techlibs/intel/Makefile.inc
									
										
									
									
									
										Executable file
									
								
							|  | @ -0,0 +1,22 @@ | |||
| 
 | ||||
| OBJS += techlibs/intel/synth_intel.o | ||||
| 
 | ||||
| $(eval $(call add_share_file,share/intel/common,techlibs/intel/common/m9k_bb.v)) | ||||
| $(eval $(call add_share_file,share/intel/common,techlibs/intel/common/altpll_bb.v)) | ||||
| $(eval $(call add_share_file,share/intel/common,techlibs/intel/common/brams.txt)) | ||||
| $(eval $(call add_share_file,share/intel/common,techlibs/intel/common/brams_map.v)) | ||||
| $(eval $(call add_share_file,share/intel/max10,techlibs/intel/max10/cells_sim.v)) | ||||
| $(eval $(call add_share_file,share/intel/a10gx,techlibs/intel/a10gx/cells_sim.v)) | ||||
| $(eval $(call add_share_file,share/intel/cyclonev,techlibs/intel/cyclonev/cells_sim.v)) | ||||
| $(eval $(call add_share_file,share/intel/cycloneiv,techlibs/intel/cycloneiv/cells_sim.v)) | ||||
| $(eval $(call add_share_file,share/intel/cycloneive,techlibs/intel/cycloneive/cells_sim.v)) | ||||
| $(eval $(call add_share_file,share/intel/max10,techlibs/intel/max10/cells_map.v)) | ||||
| $(eval $(call add_share_file,share/intel/a10gx,techlibs/intel/a10gx/cells_map.v)) | ||||
| $(eval $(call add_share_file,share/intel/cyclonev,techlibs/intel/cyclonev/cells_map.v)) | ||||
| $(eval $(call add_share_file,share/intel/cycloneiv,techlibs/intel/cycloneiv/cells_map.v)) | ||||
| $(eval $(call add_share_file,share/intel/cycloneive,techlibs/intel/cycloneive/cells_map.v)) | ||||
| #$(eval $(call add_share_file,share/intel/max10,techlibs/intel/max10/arith_map.v))
 | ||||
| #$(eval $(call add_share_file,share/intel/a10gx,techlibs/intel/a10gx/arith_map.v))
 | ||||
| #$(eval $(call add_share_file,share/intel/cycloneiv,techlibs/intel/cycloneiv/arith_map.v))
 | ||||
| #$(eval $(call add_share_file,share/intel/cycloneive,techlibs/intel/cycloneive/arith_map.v))
 | ||||
| 
 | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue