mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Improvements in assertpmux

Browse source
This commit is contained in:
Clifford Wolf 2016-09-07 12:42:16 +02:00
parent e2570ffb87
commit cb7dbf4070
6 changed files with 202 additions and 23 deletions
Download patch file Download diff file Expand all files Collapse all files

2
examples/smtbmc/.gitignore vendored
View file

@ -16,3 +16,5 @@ demo4.yslog
demo5.smt2
demo5.vcd
demo5.yslog
demo6.smt2
demo6.yslog

11
examples/smtbmc/Makefile
View file

@ -1,5 +1,5 @@
all: demo1 demo2 demo3 demo4
all: demo1 demo2 demo3 demo4 demo5 demo6
demo1: demo1.smt2
yosys-smtbmc --dump-vcd demo1.vcd demo1.smt2
@ -19,6 +19,9 @@ demo4: demo4.smt2
demo5: demo5.smt2
yosys-smtbmc -g -t 50 --dump-vcd demo5.vcd demo5.smt2
demo6: demo6.smt2
yosys-smtbmc -t 1 demo6.smt2
demo1.smt2: demo1.v
yosys -ql demo1.yslog -p 'read_verilog -formal demo1.v; prep -top demo1 -nordff; write_smt2 -wires demo1.smt2'
@ -34,12 +37,16 @@ demo4.smt2: demo4.v
demo5.smt2: demo5.v
yosys -ql demo5.yslog -p 'read_verilog -formal demo5.v; prep -top demo5 -nordff; write_smt2 -wires demo5.smt2'
demo6.smt2: demo6.v
yosys -ql demo6.yslog -p 'read_verilog demo6.v; prep -top demo6 -nordff; assertpmux; opt -keepdc -fast; write_smt2 -wires demo6.smt2'
clean:
rm -f demo1.yslog demo1.smt2 demo1.vcd
rm -f demo2.yslog demo2.smt2 demo2.vcd demo2.smtc demo2_tb.v demo2_tb demo2_tb.vcd
rm -f demo3.yslog demo3.smt2 demo3.vcd
rm -f demo4.yslog demo4.smt2 demo4.vcd
rm -f demo5.yslog demo5.smt2 demo5.vcd
rm -f demo6.yslog demo6.smt2
.PHONY: demo1 demo2 demo3 demo4 demo5 clean
.PHONY: demo1 demo2 demo3 demo4 demo5 demo6 clean

14
examples/smtbmc/demo6.v Normal file
View file

@ -0,0 +1,14 @@
// Demo for assertpmux
module demo6 (input A, B, C, D, E, output reg Y);
always @* begin
Y = 0;
if (A != B) begin
(* parallel_case *)
case (C)
A: Y = D;
B: Y = E;
endcase
end
end
endmodule