mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 19:36:21 +00:00
Code Activity

Migrate build system to CMake

Browse source 
See #5895 for details.

This commit does not include CI or documentation changes.
This commit is contained in:
Catherine 2026-05-12 05:33:04 +00:00
parent 9d0cdb8551
commit cad5353a2a
208 changed files with 5285 additions and 2294 deletions
Download patch file Download diff file Expand all files Collapse all files

57
techlibs/intel_alm/CMakeLists.txt Normal file
View file

@ -0,0 +1,57 @@
yosys_pass(synth_intel_alm
synth_intel_alm.cc
REQUIRES
abc9
alumacc
autoname
blackbox
check
clean
clkbufmap
deminout
dfflegalize
flatten
fsm
hierarchy
iopadmap
memory
memory_bram
memory_map
opt
opt_clean
opt_expr
peepopt
proc
read_verilog
share
stat
techmap
tribuf
wreduce
DATA_DIR
intel_alm
DATA_FILES
# Techmap
common/abc9_map.v
common/abc9_unmap.v
common/abc9_model.v
common/alm_map.v
common/alm_sim.v
common/arith_alm_map.v
common/dff_map.v
common/dff_sim.v
common/dsp_sim.v
common/dsp_map.v
common/mem_sim.v
common/misc_sim.v
cyclonev/cells_sim.v
# RAM
common/bram_m10k.txt
common/bram_m10k_map.v
common/lutram_mlab.txt
# Miscellaneous
common/megafunction_bb.v
)

26
techlibs/intel_alm/Makefile.inc
View file

@ -1,26 +0,0 @@
OBJS += techlibs/intel_alm/synth_intel_alm.o
# Techmap
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/abc9_map.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/abc9_unmap.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/abc9_model.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/alm_map.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/alm_sim.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/arith_alm_map.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/dff_map.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/dff_sim.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/dsp_sim.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/dsp_map.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/mem_sim.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/misc_sim.v))
$(eval $(call add_share_file,share/intel_alm/cyclonev,techlibs/intel_alm/cyclonev/cells_sim.v))
# RAM
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/bram_m10k.txt))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/bram_m10k_map.v))
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/lutram_mlab.txt))
# Miscellaneous
$(eval $(call add_share_file,share/intel_alm/common,techlibs/intel_alm/common/megafunction_bb.v))