mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 01:54:10 +00:00
Code Activity

Added design->rename(module, new_name)

Browse source
This commit is contained in:
Clifford Wolf 2015-06-30 01:37:59 +02:00
parent df0163cd2b
commit caa274ada6
3 changed files with 9 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
kernel/rtlil.cc
View file

@ -444,6 +444,13 @@ void RTLIL::Design::remove(RTLIL::Module *module)
delete module; delete module;
} }
void RTLIL::Design::rename(RTLIL::Module *module, RTLIL::IdString new_name)
{
modules_.erase(module->name);
module->name = new_name;
add(module);
}
void RTLIL::Design::sort() void RTLIL::Design::sort()
{ {
scratchpad.sort(); scratchpad.sort();

1
kernel/rtlil.h
View file

@ -809,6 +809,7 @@ struct RTLIL::Design
void add(RTLIL::Module *module); void add(RTLIL::Module *module);
RTLIL::Module *addModule(RTLIL::IdString name); RTLIL::Module *addModule(RTLIL::IdString name);
void remove(RTLIL::Module *module); void remove(RTLIL::Module *module);
void rename(RTLIL::Module *module, RTLIL::IdString new_name);
void scratchpad_unset(std::string varname); void scratchpad_unset(std::string varname);

4
passes/cmds/rename.cc
View file

@ -193,9 +193,7 @@ struct RenamePass : public Pass {
log_cmd_error("No top module found!\n"); log_cmd_error("No top module found!\n");
log("Renaming module %s to %s.\n", log_id(module), log_id(new_name)); log("Renaming module %s to %s.\n", log_id(module), log_id(new_name));
design->modules_.erase(module->name); design->rename(module, new_name);
module->name = new_name;
design->modules_[module->name] = module;
} }
else else
{ {