mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

cellmatch: Rename -lut_attrs to -derive_luts; document option

Browse source
This commit is contained in:
Martin Povišer 2024-10-16 11:43:54 +02:00
parent 8fb73e18ff
commit c9ed6d8dcf
2 changed files with 19 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/techmap/cellmatch.ys
View file

@ -77,3 +77,11 @@ opt_clean
equiv_induct equiv
equiv_status -assert
design -reset
design -load gatelib
cellmatch -derive_luts
select -assert-any bufgate/w:Y a:lut=2'b10 %i
select -assert-any reducegate/w:X a:lut=8'b10000000 %i
select -assert-any reducegate/w:Y a:lut=8'b11111110 %i
select -assert-any fagate/w:X a:lut=8'b10010110 %i
select -assert-any fagate/w:Y a:lut=8'b11101000 %i