mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Smallfix

Browse source
This commit is contained in:
Akash Levy 2024-06-17 16:07:26 -07:00
parent 719bbd7523
commit c8dff00ca6
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
passes/cmds/scc.cc
View file

@ -83,13 +83,13 @@ struct SccWorker
}
else
{
log("Found an SCC:");
log("Found an SCC: ");
pool<RTLIL::Cell*> scc;
while (cellsOnStack.count(cell) > 0) {
RTLIL::Cell *c = cellStack.back();
cellStack.pop_back();
cellsOnStack.erase(c);
log(" %s %s %s %s,", RTLIL::id2cstr(c->name), RTLIL::id2cstr(c->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(c->get_src_attribute()));
log("%s %s %s %s -> ", RTLIL::id2cstr(c->name), RTLIL::id2cstr(c->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(c->get_src_attribute()));
cell2scc[c] = sccList.size();
scc.insert(c);
}
@ -201,9 +201,9 @@ struct SccWorker
sigToNextCells.find(cellToNextSig[cell], cellToNextCell[cell]);
if (!nofeedbackMode && cellToNextCell[cell].count(cell)) {
log("Found an SCC:");
log("Found an SCC: ");
pool<RTLIL::Cell*> scc;
log(" %s %s %s %s,", RTLIL::id2cstr(cell->name), RTLIL::id2cstr(cell->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(cell->get_src_attribute()));
log("%s %s %s %s ->", RTLIL::id2cstr(cell->name), RTLIL::id2cstr(cell->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(cell->get_src_attribute()));
cell2scc[cell] = sccList.size();
scc.insert(cell);
sccList.push_back(scc);