mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-13 22:41:19 +00:00
Code Activity

Revert back to using Verific naming

Browse source
This commit is contained in:
Akash Levy 2025-02-13 19:40:33 -08:00
parent aa515e8847
commit c8c97ea00b
10 changed files with 75 additions and 123 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/verific/memory_semantics.ys.DISABLED
View file

@ -1,4 +1,4 @@
import -formal <<EOF
verific -formal <<EOF
module top(clk);
input wire clk;