mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-18 20:03:39 +00:00
Code Activity

Fixed a bug with autowire bit size

Browse source 
(removed leftover from when we tried to auto-size the wires)
This commit is contained in:
Clifford Wolf 2015-02-08 00:48:23 +01:00
parent fbb16712f1
commit c8305e3a6d
1 changed files with 3 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

12
frontends/ast/genrtlil.cc
View file

@ -1294,15 +1294,9 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
// add entries to current_module->connections for assignments (outside of always blocks) // add entries to current_module->connections for assignments (outside of always blocks)
case AST_ASSIGN: case AST_ASSIGN:
{ {
if (children[0]->type == AST_IDENTIFIER && children[0]->id2ast && children[0]->id2ast->type == AST_AUTOWIRE) { RTLIL::SigSpec left = children[0]->genRTLIL();
RTLIL::SigSpec right = children[1]->genRTLIL(); RTLIL::SigSpec right = children[1]->genWidthRTLIL(left.size());
RTLIL::SigSpec left = children[0]->genWidthRTLIL(right.size()); current_module->connect(RTLIL::SigSig(left, right));
current_module->connect(RTLIL::SigSig(left, right));
} else {
RTLIL::SigSpec left = children[0]->genRTLIL();
RTLIL::SigSpec right = children[1]->genWidthRTLIL(left.size());
current_module->connect(RTLIL::SigSig(left, right));
}
} }
break; break;