mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-25 07:13:42 +00:00
Code Activity

Fix Yosys to allow SV again

Browse source
This commit is contained in:
Akash Levy 2024-05-09 06:36:02 -07:00
parent 2a79db111b
commit c7f66737aa
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/verific/verific.cc
View file

@ -3397,6 +3397,7 @@ struct VerificPass : public Pass {
// Treat .v as SystemVerilog too (overriding default behavior to treat it as VERILOG_2000) // Treat .v as SystemVerilog too (overriding default behavior to treat it as VERILOG_2000)
hdl_file_sort::RemoveFileExt(".v"); hdl_file_sort::RemoveFileExt(".v");
hdl_file_sort::AddFileExtMode(".v", veri_file::SYSTEM_VERILOG); hdl_file_sort::AddFileExtMode(".v", veri_file::SYSTEM_VERILOG);
hdl_file_sort::AddFileExtMode(".sv", veri_file::SYSTEM_VERILOG);
// Select analyze function // Select analyze function
auto analyze_function = (args[argidx] == "-auto_discover") ? hdl_file_sort::AnalyzeDiscoveredFiles : hdl_file_sort::AnalyzeSortedFiles; auto analyze_function = (args[argidx] == "-auto_discover") ? hdl_file_sort::AnalyzeDiscoveredFiles : hdl_file_sort::AnalyzeSortedFiles;