mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-25 20:46:04 +00:00
Code Activity

machxo2: Add passing fsm, mux, and shifter tests.

Browse source
This commit is contained in:
William D. Jones 2020-11-26 22:30:48 -05:00 • committed by Marcelina Kościelnicka
parent 453904dd00
commit c7aaa88f58
3 changed files with 65 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

40
tests/arch/machxo2/mux.ys Normal file
View file

@ -0,0 +1,40 @@
read_verilog ../common/mux.v
design -save read
hierarchy -top mux2
proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux2 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT4
select -assert-none t:LUT4 t:FACADE_IO %% t:* %D
design -load read
hierarchy -top mux4
proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux4 # Constrain all select calls below inside the top module
select -assert-count 2 t:LUT4
select -assert-none t:LUT4 t:FACADE_IO %% t:* %D
design -load read
hierarchy -top mux8
proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux8 # Constrain all select calls below inside the top module
select -assert-count 5 t:LUT4
select -assert-none t:LUT4 t:FACADE_IO %% t:* %D
design -load read
hierarchy -top mux16
proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-count 12 t:LUT4
select -assert-none t:LUT4 t:FACADE_IO %% t:* %D