mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 20:21:25 +00:00
Code Activity

mem2reg: tolerate out of bounds constant accesses

Browse source 
This brings the mem2reg behavior in line with the nomem2reg behavior.
This commit is contained in:
Zachary Snow 2021-05-26 18:22:31 -04:00 • committed by Zachary Snow
parent d9f11bb7a6
commit c79fbfe0a1
4 changed files with 94 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/verilog/mem_bounds.ys Normal file
View file

@ -0,0 +1,6 @@
read_verilog -sv -mem2reg mem_bounds.sv
proc
flatten
opt -full
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all -enable_undef