mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

gowin: Use dfflegalize.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2020-07-03 00:23:18 +02:00
parent 09ecb9b2cf
commit c73ebeb90e
4 changed files with 49 additions and 158 deletions
Download patch file Download diff file Expand all files Collapse all files

5
tests/arch/gowin/init-error.ys Normal file
View file

@ -0,0 +1,5 @@
read_verilog init.v
chparam -set INIT 0 myDFF*P*
hierarchy -top myDFFP
logger -expect error "unsupported initial value and async reset value combination" 1
synth_gowin

16
tests/arch/gowin/init.ys
View file

@ -35,10 +35,10 @@ design -load read
# these should synth to a flop with reset
chparam -set INIT 1 myDFF myDFFN myDFFE myDFFNE
# async should give a warning
# async would give an error
# sync should synth to a mux
chparam -set INIT 0 myDFF*S* myDFF*P*
chparam -set INIT 1 myDFF*R* myDFF*C*
chparam -set INIT 0 myDFF*S*
chparam -set INIT 1 myDFF*R*
proc
flatten
@ -66,13 +66,3 @@ select -assert-count 0 t:DFFRE
select -assert-count 2 t:DFFS
select -assert-count 2 t:DFFSE
select -assert-count 12 t:LUT2
# Remove all whiteboxes so we don't inadvertently
# count init attributes inside them
# Should be superseded by https://github.com/YosysHQ/yosys/pull/1949
delete A:whitebox=1
# check the expected leftover init values
# this would happen if your reset value is not the initial value
# which would be weird
select -assert-count 8 a:init