mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-30 21:57:47 +00:00
Code Activity

mem: fix signorm cell type morph

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-07 00:41:24 +01:00
parent eae87b3161
commit c6b9f5d8ff
1 changed files with 4 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
kernel/mem.cc
View file

@ -349,8 +349,11 @@ void Mem::emit() {
bool v2 = !init.en.is_fully_ones(); bool v2 = !init.en.is_fully_ones();
if (!init.cell) if (!init.cell)
init.cell = module->addCell(NEW_ID, v2 ? ID($meminit_v2) : ID($meminit)); init.cell = module->addCell(NEW_ID, v2 ? ID($meminit_v2) : ID($meminit));
else else {
if (!v2)
init.cell->unsetPort(ID::EN);
init.cell->type = v2 ? ID($meminit_v2) : ID($meminit); init.cell->type = v2 ? ID($meminit_v2) : ID($meminit);
}
init.cell->attributes = init.attributes; init.cell->attributes = init.attributes;
init.cell->parameters[ID::MEMID] = memid.str(); init.cell->parameters[ID::MEMID] = memid.str();
init.cell->parameters[ID::ABITS] = GetSize(init.addr); init.cell->parameters[ID::ABITS] = GetSize(init.addr);
@ -361,8 +364,6 @@ void Mem::emit() {
init.cell->setPort(ID::DATA, init.data); init.cell->setPort(ID::DATA, init.data);
if (v2) if (v2)
init.cell->setPort(ID::EN, init.en); init.cell->setPort(ID::EN, init.en);
else
init.cell->unsetPort(ID::EN);
} }
} }
} }