mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 03:45:52 +00:00
Code Activity

Docs: Move binary operators to cell appendix

Browse source 
Add binary group tag to relevant cells.
Remove content from `cell_library.rst` that is already moved.
This commit is contained in:
Krystine Sherwin 2024-05-27 12:31:42 +12:00
parent b127ac07f8
commit c662529316
No known key found for this signature in database
4 changed files with 133 additions and 152 deletions
Download patch file Download diff file Expand all files Collapse all files

13
docs/source/cell_word.rst
View file

@ -1,9 +1,22 @@
Word-level cells
----------------
Most of the RTL cells closely resemble the operators available in HDLs such as
Verilog or VHDL. Therefore Verilog operators are used in the following sections
to define the behaviour of the RTL cells.
Note that all RTL cells have parameters indicating the size of inputs and
outputs. When passes modify RTL cells they must always keep the values of these
parameters in sync with the size of the signals connected to the inputs and
outputs.
Simulation models for the RTL cells can be found in the file
:file:`techlibs/common/simlib.v` in the Yosys source tree.
.. toctree::
:maxdepth: 2
:glob:
/cell/word_unary
/cell/word_binary
/cell/word_other