mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Some cleanups in RTLIL::SigChunk::SigChunk(const RTLIL::Const&)

Browse source
This commit is contained in:
Clifford Wolf 2014-07-23 08:59:54 +02:00
parent 115dd959d9
commit c61467a32c
2 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

8
kernel/rtlil.cc
View file

@ -1316,10 +1316,10 @@ RTLIL::SigChunk::SigChunk()
offset = 0;
}
RTLIL::SigChunk::SigChunk(const RTLIL::Const &data)
RTLIL::SigChunk::SigChunk(const RTLIL::Const &value)
{
wire = NULL;
this->data = data;
data = value;
width = data.bits.size();
offset = 0;
}
@ -1418,9 +1418,9 @@ RTLIL::SigSpec::SigSpec()
width_ = 0;
}
RTLIL::SigSpec::SigSpec(const RTLIL::Const &data)
RTLIL::SigSpec::SigSpec(const RTLIL::Const &value)
{
chunks_.push_back(RTLIL::SigChunk(data));
chunks_.push_back(RTLIL::SigChunk(value));
width_ = chunks_.back().width;
check();
}