mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Code Activity

liberty: Test non-ascii characters

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-04-17 00:17:06 +02:00
parent ce74404890
commit c555add231
3 changed files with 31 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
tests/liberty/non-ascii.lib.verilogsim.ok Normal file
View file

@ -0,0 +1,5 @@
module buffer (A, Y);
input A;
output Y;
assign Y = A; // "A"
endmodule