mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-06 09:51:10 +00:00
greenpak4: Can now techmap inferred D latches (without set/reset or output inverter)
This commit is contained in:
parent
797c03997e
commit
c53a33143e
3 changed files with 17 additions and 0 deletions
15
techlibs/greenpak4/cells_latch.v
Normal file
15
techlibs/greenpak4/cells_latch.v
Normal file
|
@ -0,0 +1,15 @@
|
|||
module $_DLATCH_P_(input E, input D, output Q);
|
||||
GP_DLATCH _TECHMAP_REPLACE_ (
|
||||
.D(D),
|
||||
.nCLK(!E),
|
||||
.Q(Q)
|
||||
);
|
||||
endmodule
|
||||
|
||||
module $_DLATCH_N_(input E, input D, output Q);
|
||||
GP_DLATCH _TECHMAP_REPLACE_ (
|
||||
.D(D),
|
||||
.nCLK(E),
|
||||
.Q(Q)
|
||||
);
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue