mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-26 13:06:12 +00:00
Code Activity

Added GreenPAK4 skeleton

Browse source
This commit is contained in:
Clifford Wolf 2015-09-16 09:28:37 +02:00
parent e7c018e5d1
commit c5352f45c3
4 changed files with 297 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

25
techlibs/greenpak4/cells_sim.v Normal file
View file

@ -0,0 +1,25 @@
module DFF(input D, CLK, nRSTZ, nSETZ, output reg Q);
always @(posedge CLK, negedge nRSTZ, negedge nSETZ) begin
if (!nRSTZ)
Q <= 1'b0;
else if (!nSETZ)
Q <= 1'b1;
else
Q <= D;
end
endmodule
module LUT2(input IN0, IN1, output OUT);
parameter [3:0] INIT = 0;
assign OUT = INIT[{IN1, IN0}];
endmodule
module LUT3(input IN0, IN1, IN2, output OUT);
parameter [7:0] INIT = 0;
assign OUT = INIT[{IN2, IN1, IN0}];
endmodule
module LUT4(input IN0, IN1, IN2, IN3, output OUT);
parameter [15:0] INIT = 0;
assign OUT = INIT[{IN3, IN2, IN1, IN0}];
endmodule