mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-04 18:30:25 +00:00
Code Activity

Reapply "Add groups to command reference"

Browse source 
This reverts commit 81f87ce6ed.
This commit is contained in:
Krystine Sherwin 2025-07-28 20:03:30 +12:00
parent bf9aaac0fe
commit c4f685c057
No known key found for this signature in database
124 changed files with 2036 additions and 475 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/yosys_internals/verilog.rst
View file

@ -96,7 +96,7 @@ Verilog Attributes and non-standard features
- The ``keep_hierarchy`` attribute on cells and modules keeps the `flatten`
command from flattening the indicated cells and modules.
- The `gate_cost_equivalent` attribute on a module can be used to specify
- The ``gate_cost_equivalent`` attribute on a module can be used to specify
the estimated cost of the module as a number of basic gate instances. See
the help message of command `keep_hierarchy` which interprets this
attribute.