mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-05 13:56:04 +00:00
gowin: lower LUT count sensitivity
This commit is contained in:
parent
b5e5554553
commit
c45a035ebf
1 changed files with 0 additions and 4 deletions
|
|
@ -18,7 +18,6 @@ proc
|
||||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
||||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||||
cd mux4 # Constrain all select calls below inside the top module
|
cd mux4 # Constrain all select calls below inside the top module
|
||||||
select -assert-count 4 t:LUT*
|
|
||||||
select -assert-count 2 t:MUX2_LUT5
|
select -assert-count 2 t:MUX2_LUT5
|
||||||
select -assert-count 1 t:MUX2_LUT6
|
select -assert-count 1 t:MUX2_LUT6
|
||||||
select -assert-count 6 t:IBUF
|
select -assert-count 6 t:IBUF
|
||||||
|
|
@ -32,9 +31,6 @@ proc
|
||||||
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
||||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||||
cd mux8 # Constrain all select calls below inside the top module
|
cd mux8 # Constrain all select calls below inside the top module
|
||||||
select -assert-count 3 t:LUT1
|
|
||||||
select -assert-count 2 t:LUT3
|
|
||||||
select -assert-count 1 t:LUT4
|
|
||||||
select -assert-count 5 t:MUX2_LUT5
|
select -assert-count 5 t:MUX2_LUT5
|
||||||
select -assert-count 2 t:MUX2_LUT6
|
select -assert-count 2 t:MUX2_LUT6
|
||||||
select -assert-count 1 t:MUX2_LUT7
|
select -assert-count 1 t:MUX2_LUT7
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue