mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

wreduce already swaps names no need for any diff

Browse source
This commit is contained in:
Akash Levy 2025-01-16 19:34:41 -08:00
parent 81f30593cb
commit c42fd5164c
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/opt/wreduce.cc
View file

@ -510,7 +510,7 @@ struct WreduceWorker
continue;
log("Removed top %d bits (of %d) from wire %s.%s.\n", unused_top_bits, GetSize(w), log_id(module), log_id(w));
Wire *nw = module->addWire(module->uniquify(w->name), GetSize(w) - unused_top_bits); // SILIMATE: Improve the naming
Wire *nw = module->addWire(NEW_ID, GetSize(w) - unused_top_bits);
module->connect(nw, SigSpec(w).extract(0, GetSize(nw)));
module->swap_names(w, nw);
}