mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Added support for "keep" attribute to shregmap

Browse source
This commit is contained in:
Clifford Wolf 2016-05-07 09:33:16 +02:00
parent 6fe3d5a1cf
commit c3f6e0ea85
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
passes/techmap/shregmap.cc
View file

@ -112,7 +112,7 @@ struct ShregmapWorker
{ {
for (auto wire : module->wires()) for (auto wire : module->wires())
{ {
if (wire->port_output) { if (wire->port_output || wire->get_bool_attribute("\\keep")) {
for (auto bit : sigmap(wire)) for (auto bit : sigmap(wire))
sigbit_with_non_chain_users.insert(bit); sigbit_with_non_chain_users.insert(bit);
} }
@ -130,7 +130,7 @@ struct ShregmapWorker
for (auto cell : module->cells()) for (auto cell : module->cells())
{ {
if (opts.ffcells.count(cell->type)) if (opts.ffcells.count(cell->type) && !cell->get_bool_attribute("\\keep"))
{ {
IdString d_port = opts.ffcells.at(cell->type).first; IdString d_port = opts.ffcells.at(cell->type).first;
IdString q_port = opts.ffcells.at(cell->type).second; IdString q_port = opts.ffcells.at(cell->type).second;