mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Added $_BUF_ cell type

Browse source
This commit is contained in:
Clifford Wolf 2014-10-03 10:12:28 +02:00
parent 600c6cb013
commit c3e779a65f
5 changed files with 19 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/opt_clean.cc
View file

@ -295,8 +295,8 @@ void rmunused_module(RTLIL::Module *module, bool purge_mode, bool verbose)
std::vector<RTLIL::Cell*> delcells;
for (auto cell : module->cells())
if (cell->type == "$pos") {
bool is_signed = cell->getParam("\\A_SIGNED").as_bool();
if (cell->type.in("$pos", "$_BUF_")) {
bool is_signed = cell->type == "$pos" && cell->getParam("\\A_SIGNED").as_bool();
RTLIL::SigSpec a = cell->getPort("\\A");
RTLIL::SigSpec y = cell->getPort("\\Y");
a.extend_u0(SIZE(y), is_signed);