mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-07 17:48:00 +00:00
Code Activity

remove test

Browse source
This commit is contained in:
Natalia 2025-12-19 05:29:59 -08:00
parent 7bea55f783
commit c3e5d98351
1 changed files with 0 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

22
tests/techmap/lut2bmux.ys
View file

@ -1,22 +0,0 @@
read_rtlil << EOT
module \top
wire width 4 input 0 \A
wire output 1 \Y
cell $lut $0
parameter \WIDTH 4
parameter \LUT 16'b0110100110010110
connect \A \A
connect \Y \Y
end
end
EOT
hierarchy -auto-top
# Prove lut2bmux preserves behavior
equiv_opt -assert lut2bmux
# And check the structural rewrite happened
select -assert-count 0 t:$lut
select -assert-count 1 t:$bmux r:WIDTH=1 r:S_WIDTH=4 %i