mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

equiv_opt: new command, for verifying optimization passes.

Browse source
This commit is contained in:
whitequark 2018-12-06 14:28:20 +00:00
parent 1bb728e24f
commit c38ea9ae65
4 changed files with 169 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/lut/check_map.ys
View file

@ -1,13 +1,4 @@
design -save preopt
simplemap
techmap -map +/gate2lut.v -D LUT_WIDTH=4
equiv_opt -assert techmap -map +/gate2lut.v -D LUT_WIDTH=4
design -load postopt
select -assert-count 1 t:$lut
design -stash postopt
design -copy-from preopt -as preopt top
design -copy-from postopt -as postopt top
equiv_make preopt postopt equiv
prep -flatten -top equiv
equiv_induct
equiv_status -assert

13
tests/opt/opt_lut.ys
View file

@ -1,15 +1,4 @@
read_verilog opt_lut.v
synth_ice40
ice40_unlut
design -save preopt
opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3
design -stash postopt
design -copy-from preopt -as preopt top
design -copy-from postopt -as postopt top
equiv_make preopt postopt equiv
techmap -map ice40_carry.v
prep -flatten -top equiv
equiv_induct
equiv_status -assert
equiv_opt -map ice40_carry.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3