mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Small bug fixes in $not, $neg, and $shiftx models

Browse source
This commit is contained in:
Clifford Wolf 2014-09-02 17:48:41 +02:00
parent acd7a99aef
commit c38283dbd0
3 changed files with 8 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/common/simlib.v
View file

@ -108,13 +108,12 @@ parameter Y_WIDTH = 0;
input [A_WIDTH-1:0] A;
output [Y_WIDTH-1:0] Y;
wire [Y_WIDTH-1:0] tmp;
generate
if (A_SIGNED) begin:BLOCK1
assign tmp = $signed(A), Y = -tmp;
assign Y = -$signed(A);
end else begin:BLOCK2
assign tmp = A, Y = -tmp;
assign Y = -A;
end
endgenerate