mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 21:01:23 +00:00
Code Activity

Refactor

Browse source
This commit is contained in:
Eddie Hung 2019-02-06 14:28:44 -08:00
parent 8241db6960
commit c373640a3a
1 changed files with 5 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

26
backends/verilog/verilog_backend.cc
View file

@ -293,7 +293,7 @@ void dump_const(std::ostream &f, const RTLIL::Const &data, int width = -1, int o
} }
} }
void dump_reg_init(std::ostream &f, SigSpec sig) void dump_reg_init(std::ostream &f, SigSpec sig, bool write_equals = true)
{ {
Const initval; Const initval;
bool gotinit = false; bool gotinit = false;
@ -308,7 +308,7 @@ void dump_reg_init(std::ostream &f, SigSpec sig)
} }
if (gotinit) { if (gotinit) {
f << " = "; if (write_equals) f << " = ";
dump_const(f, initval); dump_const(f, initval);
} }
} }
@ -1249,25 +1249,9 @@ void dump_cell(std::ostream &f, std::string indent, RTLIL::Cell *cell)
std::string init; std::string init;
if (cell->name[0] == '$' && reg_ct.count(cell->type) && cell->hasPort("\\Q")) { if (cell->name[0] == '$' && reg_ct.count(cell->type) && cell->hasPort("\\Q")) {
auto q_wire = cell->getPort("\\Q"); std::stringstream ss;
dump_reg_init(ss, cell->getPort("\\Q"), false /* write_equals */);
Const initval; init = ss.str();
bool gotinit = false;
for (auto bit : active_sigmap(q_wire)) {
if (active_initdata.count(bit)) {
initval.bits.push_back(active_initdata.at(bit));
gotinit = true;
} else {
initval.bits.push_back(State::Sx);
}
}
if (gotinit) {
std::stringstream ss;
dump_const(ss, initval);
init = ss.str();
}
} }
if (!defparam && (cell->parameters.size() > 0 || !init.empty())) { if (!defparam && (cell->parameters.size() > 0 || !init.empty())) {