mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

Added output args to synth_ice40

Browse source
This commit is contained in:
Clifford Wolf 2015-05-26 17:04:37 +02:00
parent 08a4af3cde
commit c329233f0d
2 changed files with 37 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/synth_xilinx.cc
View file

@ -110,8 +110,8 @@ struct SynthXilinxPass : public Pass {
log(" stat\n");
log(" check -noinit\n");
log("\n");
log(" edif:\n");
log(" write_edif synth.edif\n");
log(" edif: (only if -edif)\n");
log(" write_edif <file-name>\n");
log("\n");
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)