mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-01 21:49:31 +00:00
Code Activity

Gowin: deal with active-low tristate (#2971)

Browse source 
* deal with active-low tristate

* remove empty port

* update sim models

* add expected lut1 to tests
This commit is contained in:
Pepijn de Vos 2021-08-20 21:21:06 +02:00 • committed by GitHub
parent c2866780d2
commit c2d358484f
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
5 changed files with 15 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

7
techlibs/gowin/cells_map.v
View file

@ -122,6 +122,13 @@ module \$_DFFE_NP0P_ (input D, C, R, E, output Q);
wire _TECHMAP_REMOVEINIT_Q_ = 1;
endmodule
module \$__GW_IOBUF (input I, OE, output O, inout IO);
IOBUF _TECHMAP_REPLACE_ (.I(I), .O(O), .OEN(~OE), .IO(IO));
endmodule
module \$__GW_TBUF (input I, OE, output O);
TBUF _TECHMAP_REPLACE_ (.I(I), .OEN(~OE), .O(O));
endmodule
module \$lut (A, Y);
parameter WIDTH = 0;