mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

techmap: Fix cell names with _TECHMAP_REPLACE_.*

Browse source 
Fixes #1804.
This commit is contained in:
Marcin Kościelnicki 2020-03-23 11:07:03 +01:00
parent beab15b77c
commit c2bf11e42a
2 changed files with 19 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

18
tests/techmap/techmap_replace.ys
View file

@ -16,3 +16,21 @@ EOT
techmap -map %techmap
select -assert-any w:s0.asdf
select -assert-any c:s0.blah
read_verilog <<EOT
module sub(input i, output o, input j);
wire _TECHMAP_REPLACE_.asdf = i ;
barfoo _TECHMAP_REPLACE_.blah (i, o, j);
endmodule
EOT
design -stash techmap
read_verilog <<EOT
module top(input i, output o);
sub s0(i, o);
endmodule
EOT
techmap -map %techmap
select -assert-any w:s0.asdf
select -assert-any c:s0.blah