mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-25 11:26:22 +00:00
Merge 9fcb15213e into 9d0cdb8551
This commit is contained in:
commit
c2b7ed69d7
3 changed files with 31 additions and 1 deletions
13
tests/various/equiv_nocells.ys
Normal file
13
tests/various/equiv_nocells.ys
Normal file
|
|
@ -0,0 +1,13 @@
|
|||
read_verilog <<EOT
|
||||
module gold(input a, input b, output y);
|
||||
assign y = a & b;
|
||||
endmodule
|
||||
|
||||
module gate(input a, input b, output y);
|
||||
assign y = a & b;
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
equiv_make -nocells gold gate equiv
|
||||
equiv_simple equiv
|
||||
equiv_status -assert equiv
|
||||
Loading…
Add table
Add a link
Reference in a new issue