mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-11 14:16:24 +00:00
Code Activity

fmt: add tests for Verilog round trip of format expressions.

Browse source
This commit is contained in:
whitequark 2020-12-06 04:08:44 +00:00 • committed by Marcelina Kościelnicka
parent 67052f62ec
commit c285880684
5 changed files with 95 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

3
tests/fmt/.gitignore vendored
View file

@ -1,2 +1,3 @@
*.log
iverilog-initial_display*
iverilog-*
yosys-*