mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Merge pull request #3650 from jix/rtlil_roundtrip_z_bits

Browse source 
backends/rtlil: Do not shorten a value with z bits to 'x
This commit is contained in:
Jannis Harder 2023-01-30 16:14:24 +01:00 • committed by GitHub
commit c235802f4a
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
4 changed files with 22 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

9
tests/various/rtlil_z_bits.ys Normal file
View file

@ -0,0 +1,9 @@
! mkdir -p temp
read_rtlil <<EOT
module \test
wire output 1 \a
connect \a 1'z
end
EOT
write_rtlil temp/rtlil_z_bits.il
! grep -F -q "connect \\a 1'z" temp/rtlil_z_bits.il