mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	
							parent
							
								
									c39ebe6ae0
								
							
						
					
					
						commit
						c1ed1c28be
					
				
					 2 changed files with 12 additions and 5 deletions
				
			
		
							
								
								
									
										11
									
								
								tests/techmap/bug2332.ys
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										11
									
								
								tests/techmap/bug2332.ys
									
										
									
									
									
										Normal file
									
								
							| 
						 | 
				
			
			@ -0,0 +1,11 @@
 | 
			
		|||
read_verilog <<EOT
 | 
			
		||||
module top(input [31:0] a, input signed [2:0] x, output [2:0] o);
 | 
			
		||||
 | 
			
		||||
wire [5:0] t = x * 3;
 | 
			
		||||
assign o = a >> t;
 | 
			
		||||
 | 
			
		||||
endmodule
 | 
			
		||||
EOT
 | 
			
		||||
 | 
			
		||||
wreduce
 | 
			
		||||
equiv_opt -assert peepopt
 | 
			
		||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue