3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00

peeopt.shiftmul: Add a signedness check.

Fixes #2332.
This commit is contained in:
Marcelina Kościelnicka 2020-08-05 21:01:20 +02:00
parent c39ebe6ae0
commit c1ed1c28be
2 changed files with 12 additions and 5 deletions

11
tests/techmap/bug2332.ys Normal file
View file

@ -0,0 +1,11 @@
read_verilog <<EOT
module top(input [31:0] a, input signed [2:0] x, output [2:0] o);
wire [5:0] t = x * 3;
assign o = a >> t;
endmodule
EOT
wreduce
equiv_opt -assert peepopt